I. INTRODUCTION
M/[odeling plays a central role in design, fabrication, and testing of a digital system [1] . Many techniques have been presented for finding the exact sites of fault in combinational circuits [1, 6, 10] . Most of them have been presented by functional modeling at the logic level [1, 6] . Logical faults represent the effect of physical faults on the behavior of modeled system. In general, structural fault models assume that components are fault-free and only their interconnections are affected. Typical faults affecting interconnections are shorts and opens. The fundamental fault model is a stuck-at-fault, which implies the fault effect to be a line segment stuck at logic 0 or 1 (stuck at 0 or stuck at 1). The corresponding logical fault consists of the signal being stuck at a fired logical value x (xe {0,1}), and it is denoted by s-a-0 or s-a-1. Note how a single logical fault, namely the line / stuck at a E {0,1} , can represent many totally different physical faults: I open, / shorted to power or ground, and internal fault in the component driving / that keeps I at the logic value a [1, 6] .
Petri Nets were originally proposed by Carl Adam Petri and based on the concept that relationships between the components of a system, which exhibits asynchronous and concurrent activities, could be represented by a net [4, 5,7-9, This work was supported in part by the National Sciences Council under Grant NSC-94-2213-E-1 55-039.
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Ching-Hung Lee is with the Department of Electrical Engineering, Yuan Ze University, Chung-li, Taoyuan 320, Taiwan, R.O.C. (e-mail: chlee(saturn.yzu.edu.tw). 10, 12, 14] . Therefore, PN is an excellent tool for modeling asynchronous concurrent system such as computer systems and manufacturing systems, as well as power protection systems [4, 5, 7-9, 10, 12, 14] . In this paper, based on the truth Tables II and III. In general used representation, the LPN model structure can be defined as follows: Using the LPN model, we proposed an algorithm to determine sites of a fault fired logical value at combinational circuits.
Algorithm 1
Step 1: Transfer the circuit into the LPN circuit.
Step 2: List the table for transitional state of forward of place f(p) and backward of place b(p) .
Step 3: If b(p) =0 and f(p) . g then place p, is the primary input, while line of a primary input is fired logical value f(p), and it is denoted by D(p) =s-a-f(p).
Step 4 Using Algorithm 1, the site of fault and fired logic vales can be found. An example of simple circuit is described below. Example 2: A simple combinational circuit with AND and OR gates are used here (as shown in Fig. 2 (a) ).
Step 1: Transfer the combinational circuits to LPN circuit, as Fig. 2 
(b).
Step 2: List the transitional state as Table IV. Step 3: Place PI, P2, p3, and p4 are primary inputs since
Step 4: Place p7 is primary output since f(p7) = q. D (p7) is stuck-at 1 since b(p7) =0. By the results of above discussion, we can determine the fired logical values (struck-at-fault) of places pl, ..., p7 as Table IV. IV. FORWARD AND BACKWARD REASONING ALGORITHM By the definitions of literature [2, 3] , immediate reachability set, reachability set, immediate backward incidence set, backward incidence set, and adjacent place, a forward and backward reasoning algorithm is proposed for test generation of combinational circuits.
Firstly, the PN model for describing the definitions is shown in Fig. 3 . For Fig. 3 (a) Step 3: Find the primary inputs p, (IBIS( p) 0 ) and primary outputs (IRS( p9, )= 0 ).
Step 4: Select a site of fault and fired logic value from Table  IV Fig. 4(a) .
Case (a) D(p6): sat-at-0.
Step 1: Transfer the combinational circuits to LPN circuits as shown in Fig. 4 (b). Table V and VI, respectively.
Step 3: Find the primary input p,p ={Pl A2P3,p4} and the primary output pa -{P7 }.
Step 4: Select a D(p6) (which is sat-at-0), a(p6)-1 is generate a fault effect and a(p,) = 0 is logical value of a propagation of all adjacent place of sensitized path. So
Step 5:
(1) D(p6) propagates the error through t3 to D(p7) = 1/0 since i(t3) 0(3)
Step 6: D(p6) sat-at-0 is detectable. Then, the test generation is a(pi,,) ={{(P ),(p2 )}a {1,1}, {(p3), x( p4)}= {1,1}}.
Case (b) D(p4): sat-at-I
Step 1: Transfer the combinational circuits to LPN circuit as Fig. 4 (b).
Step 2: List the table for immediate reachability set, reachability set, immediate backward incidence set and backward incidence set table and the table for table set of adjacent places Ap,jk, as Table V and VI, respectively.
Step 3: Find the primary input p,, = ,PP2, p P4 } and the primary output po = {P7 }.
Step 4: Select D(p4) (sat-at-1) and a(p4) =0 generate a fault effect. ay(p3) =1 a(p5) =0 are logical value of a propagation of all adjacent place of sensitized path. So
( (2) a(AP46 ) -a(p3 ) =i(t) = 1.
(3) a(AP67) = a(p5) = i(3) , sensitized path is hold.
The result is similar to (2) of case (a)-Step 5. Thus, Ja(p, ),a(P2)1# 140(t),it = {1,1}, i.e. l fa(P),a(PA) ={0,0}or {0,1}or {1,0}.
Step 6: D(p4) : sat-at-I is detectable and test generation is ac(P,n ) {{a(p ),a(P2)}c {1,1},{(p3),a(p4)} {1,0}} .
The comparison between LPN model and traditional method (by Kirkland and Mercer [15] ) in test generation for combinational circuit is shown in Fig. 5 . The major differences are described below. (1) Sttuck-at-I 
